Covered is a Verilog code coverage utility thatreads in a Verilog design and a generated VCD/LXTdumpfile from that design and generates a coveragefile that can be merged with other coverage filesor used to create a coverage report. Covered alsocontains the
» Full text »
